Index of /~csizi/Teljelak(EJH)/Szimulációs fájlok

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[ ]Buck.asc2022-08-25 18:55 1.4K 
[ ]Current_divider.asc2018-03-01 15:12 754  
[ ]Diode_characteristic.asc2018-02-28 08:41 502  
[ ]Diode_conduct_and_reverse.asc2021-01-17 19:11 1.0K 
[ ]Diode_conduction_to_close.asc2018-02-28 13:03 519  
[ ]FESÁV.asc2018-02-28 13:50 1.7K 
[ ]Graetz.asc2018-02-28 13:30 1.2K 
[ ]Half_wave_rectifier.asc2021-01-17 19:11 720  
[ ]IGBT_characteristic_input.asc2018-03-01 09:41 708  
[ ]IGBT_desat.asc2018-03-01 10:13 839  
[ ]IHW20N65.LIB2016-07-12 10:15 861  
[ ]Inv_opamp.asc2018-03-02 07:39 1.1K 
[ ]JFET_characteristic_input.asc2018-02-28 20:15 704  
[ ]JFET_characteristic_out.asc2018-02-28 20:05 611  
[ ]NMOS_characteristic_input.asc2018-03-01 08:33 730  
[ ]NMOS_norm_akt.asc2018-03-01 08:47 1.8K 
[ ]Optocsatoló_működés.asc2017-02-20 18:55 919  
[ ]RC_filter_high_freq.asc2018-03-02 10:57 530  
[ ]Serial_RC_AC.asc2018-03-02 08:33 508  
[ ]Square_signal.asc2018-03-01 16:51 260  
[ ]Stabilizer_NPN_constant_Vo.asc2022-10-20 08:20 890  
[ ]Thyristor_SCR_EC103xx_SxSx_A_SPICE_Model_lib.lib2014-08-26 16:57 11K 
[ ]Tirisztor.asc2018-03-01 12:39 938  
[ ]Transformer.asc2018-03-01 17:50 687  
[ ]Transistor characteristics.asc2021-01-17 19:13 736  
[ ]Villanytan_feladat.asc2017-10-12 08:12 866  
[ ]Voltage_divider.asc2018-03-01 16:00 482  
[ ]Zener_stabilizer.asc2021-01-17 19:12 728  
[ ]comp_opamp.asc2018-03-02 08:26 1.0K 
[ ]follow_opamp.asc2018-03-02 07:49 1.1K 
Apache Server at maxwell.sze.hu Port 443